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We present an ultra-low noise, high-voltage driver suited for use with piezoelectric actuators and other low-
current applications. The architecture uses a flyback switching regulator to generate up to 250V in our current
design, with an output of 1 kV or more possible with small modifications. A high slew-rate op-amp suppresses
the residual switching noise, yielding a total RMS noise of ≈ 100 µV (1 Hz–100 kHz). A low-voltage (±10 V),
high bandwidth signal can be summed with unity gain directly onto the output, making the driver well-suited
for closed-loop feedback applications. Digital control enables both repeatable setpoints and sophisticated
control logic, and the circuit consumes less than 150 mA at ±15 V.
I. INTRODUCTION
Many instrumentation applications in the modern lab-
oratory require agile, low-noise voltage sources capable
of supplying hundreds of volts or more. For exam-
ple, piezo-actuated mirrors and diffraction gratings play
an important role in atomic physics experiments (used,
e.g., in Fabry-Pe´rot cavities1,2 and external-cavity diode
lasers3), while avalanche photodiodes and photomulti-
plier tubes require large bias voltages for proper opera-
tion. In the realm of biophysics, electrokinetic separation
methods such as free-flow or capillary electrophoresis4 re-
quire large electric field gradients, and the recent push to
develop lab-on-a-chip devices could benefit from minia-
turized high-voltage sources.5
Laboratory devices are often operated in a closed feed-
back loop, where small voltage changes on top of a large
DC voltage are necessary to stabilize the output of a
particular system. For example, the frequency of an
extended-cavity diode laser can be locked by feeding back
to a piezo-actuated diffraction grating or mirror, which
in turn supplies optical feedback to the diode. Commer-
cially available piezoelectric drivers typically provide a
modulation input for such closed-loop applications, but
the input voltage is often gained such that it spans the
entire output range of the device. Other designs sepa-
rate high- and low-voltage control pathways, which can
extend the bandwidth to ≈ MHz, but the low-voltage
control is AC-coupled to the output.6 While these designs
have advantages, many applications would benefit from
an architecture that provides a unity-gain, DC-coupled
feedback path to the high-voltage output. This low-gain
modulation input could make closed-loop systems less
susceptible to noise contributions from the servo con-
troller, which we often find in our laboratory to be a
limiting factor in laser lock stability.
Instrumentation electronics capable of supplying high
voltages traditionally fall under one of two architectural
umbrellas: DC-DC switching converters, and linear-type
amplifiers. While DC-DC converters are efficient and can
a)npisenti@umd.edu
work at very high voltages, they suffer from switching
noise and limited control bandwidths. Linear-type de-
vices are typically constructed from a high-voltage oper-
ational amplifier (op-amp), powered either from a high-
voltage linear regulator or more typically from a sec-
ondary switching converter. While the op-amp can pro-
vide 100 dB or more of power-supply noise rejection7, lin-
ear regulators must handle any excess voltage by dissi-
pating heat and so may be more cumbersome to deploy
in the laboratory.
We present a circuit with a hybrid architecture. The
high voltage is generated by a galvanically isolated DC-
DC converter, while a low-noise, high-slew-rate op-amp
simultaneously removes noise at the output and provides
a low-gain, high-bandwidth (>∼ 100 kHz) modulation in-
put for closed-loop feedback applications. This architec-
ture is able to achieve extremely low noise (≈ 100 µVRMS)
over the entire output range, draws very little current,
and fits comfortably onto a small-footprint printed cir-
cuit board (PCB). Additionally, the high-voltage output
remains single-ended and referenced to ground, allowing
it to drive piezo actuators with a grounded terminal. The
schematic is presented in Sec. II, with a noise analysis in
Sec. III and characteristic performance data in Sec. IV.
Complete design files, including the schematic, bill of ma-
terials, and board layout, can be found on GitHub.8 The
board manufacture and component cost is less than $200,
making it a cost-effective alternative to commercial op-
tions.
II. CIRCUIT DESIGN
The design principles discussed below show how we
leverage the characteristics of a galvanically-isolated
switching regulator without sacrificing the low-noise re-
quirements of many laboratory applications. Our design
targets a 250 V output, but we discuss straightforward
modifications to the schematic that make it possible to
tailor the gain and output range to a specific application.
The entire electronics package fits into a compact Euro-
card rack module (with the high-voltage section taking
only a fraction of the PCB), and draws less than 150 mA
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FIG. 1. Schematic of the high voltage supply and stabilization. The voltage VHV is generated using a Texas Instruments
DRV2700 high voltage driver in flyback configuration. A high slew-rate op-amp (U2) senses the output voltage across R1 and
R2, and controls it by modulating the mid-ground node VMG. The DC control signal for this op-amp, Vctl, is supplied by
a digital-to-analog (DAC) converter, which is passed through a switchable low-pass filter. This design allows for very heavy
filtering of the DAC 1/f noise during steady-state operation, but the corner frequency can be increased if the output needs to
be scanned more quickly. The Vctl gain is set by (1 +R1/R2), while the modulation gain is set by −R1/Rmod. The op-amp U2
removes residual switching noise and stabilizes the DC output according to the transfer function given in Eq. (3). A MOSFET
quench circuit, shown in Fig. 2, connects at nodes Vout and VMG.
at 15 V. The high-voltage output current will be limited
by the switching regulator and by the LM7171 op-amp
used for low-noise stabilization (U2 in Fig. 1, which can
supply at most ≈ 100 mA9), but is sufficient for nearly
all piezoelectric applications.
Fig. 1 shows an overview of the circuit schematic. A
flyback regulator (Sec. II A) controls the potential be-
tween the high-voltage (VHV) and floating-ground (VFG)
circuit nodes, while the low-noise stabilization circuitry
(Sec. II B) controls the output node Vout relative to the
true circuit ground. A digital-to-analog converter (DAC)
generates a voltage setpoint, Vctl, which is sent to the
high-voltage flyback regulator and to the low-noise sta-
bilization circuit. The DAC is controlled by an integrated
microcontroller, and can be programmed to output slow
(≈ 10 Hz) rail-to-rail voltage ramps in addition to set-
ting the DC operating point (Sec. II C). To improve the
large-amplitude slew rate, a MOSFET “quench” circuit
(Fig. 2) is included to reduce the RC time constant of
the high-voltage node Vout when needed. A low-pass fil-
ter with a switchable corner frequency can be engaged
during DC operation to reduce 1/f noise from the DAC
(discussed in Sec. III). Fast output modulation between
±10 V can be achieved through the input node Vmod.
This node is DC-coupled to the high-voltage output, and
is useful for closed-loop feedback control.
A. Flyback regulator
The high-voltage DC-DC converter used here is based
on the Texas Instruments DRV2700 piezo driver.10 This
integrated circuit can be operated as a boost converter
to drive an on-chip differential amplifier up to 100 V, or
as a flyback converter up to 1 kV or more. In flyback
configuration, the internal-boost switch of the DRV2700
(pin SW in Fig. 1) drives a step-up transformer. When
the switch closes, current begins to flow through the pri-
mary coil of the transformer and induces a corresponding
voltage across the secondary coil. In this state, the out-
put diode D1 is reverse-biased, and the capacitor (CHV
in Fig. 1) holds its charge. When the switch opens, the
voltage across the secondary coil is inverted, putting the
diode into conduction and charging the capacitor. By
changing the switching duty cycle, the DRV2700 is able
to regulate the voltage across the galvanically isolated
output (nodes VFG and VHV in Fig. 1).
The DRV2700 implements output voltage control by
comparing the feedback input pin at node VFB with an
internal (1.3 V) reference. The resistors R9 and R10 are
chosen such that pin FB is at 1.3 V when the output of U1
is at ground: R10/(R9 + R10) = 1.3 V/5 V ≈ 0.26. The
op-amp U1 subtracts VFG and G·Vctl from the voltage at
node VHV, ensuring the DRV2700 regulates the output
voltage such that
VHV −VFG = G ·Vctl , (1)
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FIG. 2. MOSFET “quench” circuit. When the mid-ground
node VMG (also shown in Fig. 1) goes below the threshold
value set at VTH, the op-amp puts the HV MOSFET Q1 into
conduction. When engaged, the quench time constant is given
by τ ≈ RMOSCout, which for our circuit is set to 1 ms. The
capacitor Cout = 1µF is shown in Fig. 1, and details of this
circuit are discussed in Sec. II C.
where the gain G is set by the resistor ratio R3/R4 ≡
R5/R6, and Vctl is the control voltage set by the DAC.
The capacitors C3 and C4 are chosen such that C3 =
22 pF and
C4
C3
=
R3
R4 || R7 , (2)
as suggested by the DRV2700 datasheet11, where R6 =
R7 = R8, and Ri || Rj ≡ RiRj/(Ri +Rj). In our imple-
mentation, we choose a gain G ≈ 50 (R3 = R5 = 499 kΩ;
R4 = R6,7,8 = 10 kΩ), allowing a 5 V control signal Vctl
to span 250 V at the output. A different DAC and/or a
different gain factor could be chosen to adjust the maxi-
mum output voltage.12 The transformer (ATB3225, 1:10
step-up winding), diode, and RC feedback network are all
based on values suggested in the DRV2700 datasheet.11,13
The output of the flyback regulator is passed through
a four-pole, low-pass RC filter. The corner frequency
fc ≈ 30 Hz is chosen to be high enough that a slow
(≈ 10 Hz) rail-to-rail triangle ramp can be applied by the
DAC at Vctl (for, e.g., sweeping over a resonance in spec-
troscopy), but low enough that the ≈ 100 kHz switching
noise is substantially attenuated. Additional capacitors
on both the VHV and VFG resistor networks shunt high
frequency noise to ground. This filter topology, modeled
on a lossy transmission line, is sufficient for our appli-
cation, but other corner frequencies or topologies could
also be used.
B. Low-noise stabilization and fast modulation
The low-noise stabilization circuit is crucial to the per-
formance of the design, as it is responsible for removing
noise at the output of the flyback converter. To accom-
plish this, a high slew-rate op-amp (Texas Instruments
LM7171, 4100 V/µs; see U2 in Fig. 1) drives the galvan-
ically isolated floating ground of the flyback converter.
This op-amp senses the voltage Vout referenced to true
circuit ground, and adjusts its output such that
Vout =
(
1 +
R1
R2 || Rmod
)
Vctl −
(
R1
Rmod
)
Vmod . (3)
Here, Vmod is the applied modulation, which can vary
between ±10 V and is inverted before being summed onto
the output. We choose R1 = Rmod = 1 MΩ and R2 =
20.5 kΩ such that the DC gain ∆Vout/∆Vctl is ≈ 50 and
the modulation gain ∆Vout/∆Vmod is unity. Depending
on the application, other gain configurations could work
equally well provided the non-inverting gain of U2 closely
matches the gain of the flyback regulator (since they both
derive from Vctl).
The op-amp U2 controls Vout via two different feed-
back pathways. At low frequencies, it modifies the float-
ing ground reference VFG of the flyback converter, and
the DRV2700 in turn modifies VHV to maintain a con-
stant voltage between VFG and VHV. At higher fre-
quencies, U2 is decoupled from VFG by the passive fil-
tering network. In this regime, Cout provides a low-
impedance path between U2 and the output, such that
high-frequency switching noise can be directly compen-
sated for by the op-amp. We chose a value Cout = 1µF,
which is a compromise between component size and the
desire for a large capacitance. In addition, a small re-
sistance R11 = 50 Ω is inserted between U2 and Cout to
ensure stable operation. Smaller R11 and/or larger Cout
might provide better performance, but this has not been
tested.
The choice of components for resistors R1 and R2 is
crucial for the low-noise performance of the system. Be-
cause this resistive divider is responsible for accurately
sensing the voltage Vout, noise introduced by these resis-
tors cannot be corrected by the op-amp. In general, resis-
tors are fundamentally limited by Johnson noise, in which
thermal fluctuations contribute to a white noise power
spectrum given by 4kBTR, where T is the temperature
and kB is Boltzmann’s constant.
14 However, resistors also
exhibit 1/f current noise caused by equilibrium fluctu-
ations of the resistance.15,16 This excess noise depends
on the applied voltage, and therefore is an important
consideration in a high-voltage circuit. It is also highly
dependent on the resistor composition and varies from
manufacturer to manufacturer. Seifert, et. al.17 charac-
terized 1/f noise in a variety of resistors, and found that
the Vishay TNPW 0.1 %-series resistors showed a noise
spectrum almost consistent with Johnson noise down to
1 Hz. Our current design uses this series in a 1206 pack-
age, but we noticed low-frequency noise correlated with
varying strain on the PCB, potentially due to the rel-
atively large footprint of this package. Future boards
might instead use three TNPW 0.1 % 0603 resistors in
series for both R1 and R2 to minimize strain-induced
output noise.
The value of capacitor C1 is a tradeoff between two
4competing design considerations. On the one hand, a
larger C1 extends the frequency range where switching
noise from the DRV2700 is suppressed. However, large
values of C1 limit the bandwith of Vctl. We empirically
settled on C1 = 1 nF, which is large enough to satu-
rate the feedback gain in the 40 kHz–100 kHz range where
switching noise dominates, but not so large that it lim-
its the bandwidth of Vctl below the corner set by the
switchable low-pass filter described in Sec. II C. Once C1
was chosen, capacitor Cmod was calculated to match the
impedances R1 || C1 = Rmod || Cmod. For our circuit,
this means Cmod = C1.
C. Digital control and slow modulation
The high-voltage setpoint (absent voltages summed in
at Vmod) is controlled by a low-noise DAC. This has two
advantages: digital control enhances setpoint repeatabil-
ity, and simplifies the integration with computerized con-
trol electronics or sophisticated servo loops. While the
modulation input Vmod has a limited range of ±10 V,
larger voltage swings can be achieved by reprogramming
the DAC.
As discussed below in Sec. III, without modification
the DAC would dominate the noise performance of Vout.
Therefore we add a single-pole, low-pass filter between
Vctl and the non-inverting node of U2 to bring the
DAC noise contribution below other noise sources in the
circuit. This filter has a switchable corner frequency
(between 165 Hz and 0.8 Hz) to optimize noise perfor-
mance at DC while still permitting AC modulation when
needed. It consists of a 20.5 kΩ resistor and 47 nF ca-
pacitor, with a secondary 10 µF capacitor that can be
switched in to operate with the lower corner frequency.
One downside of the flyback regulator presented above
is that while the switched transformer can quickly charge
the output capacitors, the discharge time τ is limited
to ≈ 1 s by the RC time constant of the circuit. To
get around this limitation, we have added an auxiliary
MOSFET “quench” circuit18 to quickly shunt Vout to
ground (see Fig. 2). This circuit works by monitoring
the voltage at VMG, the mid-ground node controlled by
op-amp U2. If VMG drops below a threshold set by VTH,
the comparator op-amp in Fig. 2 changes the gate voltage
of the MOSFET to put it into conduction. The time
constant for this configuration is given by τ ≈ RMOSCout.
For our circuit, this changes τ to ≈ 1 ms, allowing Cout to
be quickly discharged. The threshold is VTH = −10.4 V,
but other values could be chosen depending on the design
requirements.
The high-voltage design presented here has the flex-
ibility to exist as a standalone circuit or be integrated
with other electronics, and we have included several aux-
iliary features to make this more convenient. For exam-
ple, the analog modulation input is differentially buffered
to break ground loops (not shown in Fig. 1), and the
digital portion can be interfaced with other devices in
the lab to expand conceivable control scenarios. Sec-
ondary features include a divided-down output that can
be used as a monitor or fed forward to a low-noise laser
diode current controller like the one in Erickson, et. al.19
Of course many variations are possible, and we refer the
reader to our GitHub page for more details on our specific
implementation.8
III. NOISE MODEL & ANALYSIS
To better understand the circuit performance and the
measured output noise reported in Sec. IV, we introduce
the noise model shown in Fig. 3. A summary of each
noise contribution (op-amp, DAC, Johnson-Nyquist, and
residual ripple from the DRV2700, all calculated at the
node Vout) is shown in Fig. 4, along with the cumulative
root-mean-square (RMS) noise estimates in different fre-
quency bands. We will neglect noise appearing at node
Vmod due to the external modulation because its exact
character depends on the external drive.
To facilitate the noise analysis, we calculate the volt-
age and current (transimpedance) gains from the input
nodes of U2 to the output, Vout. Starting with the non-
inverting node, we find the voltage gain to be
G
(v)
+ = 1 + Z1
(
1
R2
+
1
Zmod
)
, (4)
where Z1 and Zmod are the equivalent impedances of
R1 || C1 and Rmod || Cmod, respectively. The tran-
simpedance gain, G
(i)
+ , follows by multiplying G
(v)
+ by
the impedance, Z+, seen from that node. Thus,
G
(i)
+ = G
(v)
+
[
RLP
1 + 2piifRLPCLP
]
, (5)
where the bracketed term is Z+, f is the Fourier fre-
quency, and i is the imaginary unit.
We now calculate gains from the inverting node of U2.
Because any currents appearing at this node will be can-
celled by the feedback of U2, the transimpedance gain
G
(i)
− is simply the impedance Z1, given by
G
(i)
− = Z1 ≡
R1
1 + 2piifR1C1
. (6)
With these expressions in hand, we can calculate the out-
put noise contribution from each source in our model.
As shown in Fig. 3, the op-amp noise is parametrized
by two noise contributions: en, the input voltage noise
spectral density, and in, the input current noise spectral
density. For the LM7171 at 10 kHz, en = 14 nV/
√
Hz
and in = 1.5 pA/
√
Hz with a 1/f noise character below
this frequency.9 The voltage noise appears at the non-
inverting input, while the current noise is present at both
inputs. By multiplying each source by the appropriate
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FIG. 3. Noise model, including contributions from the op-
amp, DAC, DRV2700, and modulation input. The element
labeled CLP consists of a 47 nF capacitor in parallel with a
10µF capacitor connected to ground through a switch, such
that the corner frequency of the filter can be changed depend-
ing on the mode of operation (see text). Though not drawn
in the figure, we also consider the Johnson noise contributions
from all resistors.
gain, we obtain the equivalent output-noise power spec-
tral densities (PSD),
e2v,U2 =
∣∣G(v)+ ∣∣2e2n
e2i,U2 =
∣∣G(i)− ∣∣2i2n + ∣∣G(i)+ ∣∣2i2n , (7)
where e2v,U2, e
2
i,U2 are the output-referred voltage and
current noise PSD, respectively (plotted in Fig. 4).
Next, we calculate the DAC noise contribution. The
voltage gain from the node Vctl is given by
G
(v)
ctl =
[
1
1 + 2piifRLPCLP
]
G
(v)
+ , (8)
where the bracketed term represents the contribution to
the transfer function from the switchable low-pass filter.
Without the addition of this low-pass filter, the voltage
noise of the DAC would dominate both the low- and high-
frequency noise performance of the circuit. A simple so-
lution would be to place a fixed-corner filter at this node,
but this would severely restrict the AC performance of
Vctl. Thus, we use a switchable low-pass filter (as de-
scribed in Sec. II C) to achieve low-noise performance
during DC operation, while still permitting the DAC to
modulate Vctl more quickly when needed. The non-zero
resistance of the switch contributes a zero to the trans-
fer function at ≈ 23 kHz, but has negligible effect on the
performance. The DAC voltage noise contribution can
now be calculated as
e2n,DAC =
∣∣G(v)ctl ∣∣2v2n,DAC , (9)
Noise source
RMS Voltage RMS Voltage
(1 Hz – 10 Hz) (10 Hz – 100 kHz)
op-amp voltage (ev,U2) 26µV 31µV
op-amp voltage (ei,U2) 51 µV 73µV
DAC (en,DAC) 28µV 8µV
Johnson-Nyquist (en,JN) 3 µV 14µV
DRV2700 (en,DRV) 15 µV 43µV
total (calculated) 66µV 92µV
FIG. 4. Modeled noise contributions (color online). Plotted
are the noise contributions from each source in our model,
along with the total calculated noise. Power spectral density
(PSD) is referred to the high-voltage output, and the table
shows the integrated RMS noise due to each noise source in
different frequency bands. The total RMS noise (summed in
quadrature) over the entire 1 Hz – 100 kHz range is calculated
to be 113 µV, with the residual DRV2700 switching noise mea-
sured at 100 V as described in the text. Frequency-dependent
noise spectra for the DAC and op-amp were extracted from
the datasheets.
where vn,DAC is the frequency-dependent output volt-
age noise of the DAC as reported in the datasheet.20 In
subsequent calculations, we take the DC-mode operation
(fc = 0.8 Hz) for the switchable low-pass filter.
The Johnson noise contribution can be calculated by
modeling each resistor with a parallel current noise given
by i2R = 4kBT/R. Resistors R1, R2, and Rmod all con-
tribute current noise at the inverting node of U2, which
as discussed previously has a transimpedance gain to the
output given by G
(i)
− . The resistor RLP contributes cur-
rent noise at the non-inverting node, which sees a tran-
simpedance gain G
(i)
+ . Thus, the total Johnson noise is
e2n,JN = 4kBT×[∣∣G(i)− ∣∣2( 1R1 + 1R2 + 1Rmod
)
+
∣∣G(i)+ ∣∣2
RLP
]
.
(10)
The low-noise stabilization circuit is limited in its abil-
ity to reject residual switching noise from the DRV2700
regulator (after the passive filtering network) by the to-
tal loop gain analyzed from node Vout. The LM7171 has
6a reported open-loop gain of 85 dB (≈ 1.8 × 104), with
a dominant pole at ≈ 10 kHz.9 We can model the open
loop gain, GOL, as
GOL =
1.8× 104
1 + i(f/10 kHz)
. (11)
The feedback network contributes a gain
GFB =
R2 || Zmod
Z1 +R2 || Zmod , (12)
arising from the voltage partition between Vout and the
inverting node of U2. From these, we write down the
closed-loop gain seen from Vout,
G(DRV) =
1
1 +GOLGFB
. (13)
The contribution to the output from residual switching
noise, vn,DRV, is then
e2n,DRV = v
2
n,DRV
∣∣G(DRV)∣∣2 . (14)
For R1 = 1 MΩ and C1 = 1 nF, vn,DRV is attenuated by
as much as 76 dB at 6.3 kHz.
We estimate the noise spectral density vn,DRV by mon-
itoring the node VU2 in Fig. 3, since the output of this
op-amp represents the control signal required to cancel
voltage fluctuations at Vout. The trace for en,DRV plotted
in Fig. 4 is derived from the results of this measurement.
Because the measured vn,DRV drops below the noise floor
of our spectrum analyzer at ≈ 10 kHz, we only plot the
trace out to this frequency.
Given the noise model discussed above, our circuit
is dominated by the op-amp’s intrinsic current noise at
FIG. 5. Voltage noise power spectral density at various out-
put voltages, as measured on an SR780 spectrum analyzer
(color online). The integrated RMS noise (1 Hz− 100 kHz) is
{138, 80, 101} µV measured at {50, 100, 200} V, with no out-
put load. The dashed black line overlays the noise estimate
from our model, calculated at 100 V (see Fig. 4).
lower frequencies, and voltage noise at higher frequen-
cies. The op-amp current noise contribution could be
suppressed by using lower resistances R1 and Rmod, how-
ever one must be careful about power and current limi-
tations when dealing with such high voltages. Each noise
source is tabulated and plotted in Fig. 4, and the total
voltage noise (1 Hz−100 kHz, Vout = 100 V) is calculated
to be 113 µVRMS .
IV. RESULTS
The measured performance of the high-voltage piezo
driver is shown in Fig. 5, where we plot the noise power
spectral density measured at several different output
voltages. These traces were taken on a Stanford Re-
search Systems SR780 spectrum analyzer, with the high-
FIG. 6. Time-domain traces of the high-voltage output
(100 V, color online). (a) Short-time scatterplot, measured
on a PicoScope 5442B (AC coupled). The points have been
down-sampled for clarity, and colored based on a normally-
distributed probability of occurence in each 100-µs timeslice
(scaled to the most probable voltage). The color thus provides
a visual estimation of the RMS width. (b) Long-term trace,
measured on a Keithly 2010 digital multimeter. A 100 V DC
offset is subtracted from the plotted values. The top panel
shows the lab temperature during the same time period.
7FIG. 7. Modulation input transfer function (color online).
The solid blue line indicates the unloaded frequency response,
with the phase plotted in the lower panel. The dash-dotted or-
ange trace shows the response with a 700 nF piezoelectric ac-
tuator (Thorlabs PN AE0505D08F). Several mechanical res-
onances above ≈ 50 kHz are clearly visible. The dashed green
trace shows the response under a 1 µF capacitive load. Loaded
response bandwidth is ≈ 100 kHz, and the unloaded gain is
flat within 0.1 dB out to 1 MHz where the phase is −20◦.
voltage output coupled through a 0.5 Hz high-pass filter
and without any capacitive load. This represents a worst-
case scenario, as larger capacitances at the output will re-
duce the noise. The integrated noise (1 Hz−100 kHz) was
measured to be {138 µVRMS, 80 µVRMS, 101 µVRMS} for
{50 V, 100 V, 200 V} outputs. This matches roughly with
the expected total RMS noise calculated in Sec. III. The
difference in noise performance at different output volt-
ages can be traced back to the residual ripple of the
DRV2700, which is larger for lower output voltages. In-
deed, one can see the characteristic shape change in Fig. 5
between 100 V and 50 V as the residual ripple en,DRV be-
gins to dominate at low frequencies.
Fig. 6 shows the performance at both short- and long-
time scales. At long times, voltage fluctuations on the
order of a few mV can be observed. This is due gener-
ically to 1/f noise, but also correlates with the exter-
nal temperature. A cross-correlation between the mea-
sured temperature and output voltage yields an effective
temperature coefficient of −24 ppm/◦C at 100 V.21 The
short-term trace was taken on a PicoScope 5442B (AC-
coupled, 100 V output), and downsampled for clarity.
Points are binned into 100-µs slices, and colored based
on their normally-distributed probability of occurrence.
The color scale is normalized to the most probable volt-
age in each bin.
Fig. 7 shows the measured frequency response under
different load conditions. The unloaded bandwidth is as
high as a few megahertz, while a 1µF capacitive load
can still be driven at ≈ 100 kHz. Several mechanical
resonances can be seen with a 700 nF piezoelectric load,
as expected. In a laboratory setting, these resonances
can be mitigated by using a digital feedback controller
with notch filters tuned to match the exact resonance
frequencies observed in the system22, thereby extending
the usable bandwidth out to ≈ 100 kHz.
V. CONCLUSION
We have designed, built, and characterized a high-
voltage piezoelectric driver optimized for use in a mod-
ern atomic physics laboratory. It is based on a flyback
configuration switching regulator, but is able to achieve
very low noise performance by active stabilization from a
high slew-rate op-amp. This hybrid architecture makes it
small and easy to deploy in a variety of situations, with-
out requiring an external high-voltage power supply. The
design principles discussed here can be adapted to fit the
exact application, and all design files are freely available
on GitHub for others to use and modify.
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